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THE NEED TO INCREASE THE INFORMATION RETURN FROM SPACE-BORNE
IMAGING SYSTEMS HAS GROWN DRAMATICALLY DURING THE PAST DECADE.
THE GROWTH IN THE USE OF MULTISPECTRAL DATA HAS RESULTED IN
THE NEED FOR GREATER SPATIAL RESOLUTION AND SPECTRAL COVERAGE.
INCREASES IN RESOLUTION, FIELD OF VIEW AND NUMBER OF SPECTRAL
BANDS HAVE ALL POINTED IN THE SAME DIRECTION...TOWARD INCREASED
DATA RATES AND HIGHER BANDWIDTH REQUIREMENTS. FURTHERMORE,
THE DATA RATE IMPLIED BY THESE IMPROVED PERFORMANCE CHARAC-
TERISTICS CAN BE EXPECTED TO GROW MORE RAPIDLY THAN SPACECRAFT
TELECOMMUNICATIONS CAPABILITIES. ALTHOUGH THE TELECOMMUNICA-
TIONS CAPABILITY PEANNED THROUGH THE 1980S IS RELATIVELY LARGE,
FEASIBILITY STUDIES ON SOLID STATE MULTISPECTRAL IMAGING
INSTRUMENTS IN SUPPORT OF LAND OBSERVING SYSTEMS, USING CHARGE
COUPLED DEVICES (CCD) TECHNOLOGY, UNCOVER DATA RATES THAT
EXCEED THE TELECOMMUNICATIONS CHANNEL CAPACITY. 0NBOARD
SIGNAL/DATA PROCESSING WILL PLAY A PIVOTAL ROLE IN SATISFYING
THE NEED FOR MORE INFORMATION BY UTILIZING THE AVAILABLE COM-
MUNICATION CHANNEL AT HIGHER EFFICIENCY.
THE OBJECTIVE OF THIS PROGRAM IS TO ADVANCE THE STATE-OF-THE-
ART IN ONBOARD IMAGE DATA PROCESSING AND STORAGE THROUGH THE
USE OF ADVANCE GAAs INTEGRATED CIRCUIT TECHNOLOGY, AS GAAs
INTEGRATED CIRCUIT TECHNOLOGY MATURES, IT WILL BE ADVANTAGEOUS
FOR SMART SENSOR SIGNAL PROCESSING, WHERE THE HARDWARE REQUIRE-
MENT IS HIGH DATA RATE PROCESSING, AT LOW POWER AND INCLUDING
RADIATION TOLERANCE,
FUTURE PLANS
THE OBJECTIVE OF AN EXISTING CONTRACT WITH ROCKWELL INTER-
NATIONAL IS TO MANUFACTURE A MICROPROCESSOR CHIP SET USING
GAAs, THIS CHIP SET, WHEN FUNCTIONING TOGETHER ON A SINGLE
CIRCUIT BOARD, WILL PERFORM HIGH DATA RATE IMAGE PROCESSING
ALGORITHMS, THE INITIAL CHIP SET WOULD CONSIST OF FOUR DEVICE
TYPES WITH THE ABILITY TO ADD FAMILY PARTS AS FUTURE SYSTEM
DEMANDS REQUIRE, THE DEVICE TYPES WOULD INCLUDE: CONTROL
SEQUENCER WITH ROM, 8 BIT SLICE GENERAL PROCESSOR, I/0 AND
INTERRUPT CONTROLLER, AND A GENERAL PURPOSE RAM. THIS CHIP
SET USING GAAs TECHNOLOGY WOULD PRODUCE A FUNCTIONAL COMPUTER
SYSTEM OPERATING WITH A 5 NANOSECOND MICROCYCLE TIME, IN




SET CRITICAL SPEED PATH ANALYZED TO ATTAIN A SYSTEM CLOCK
RATE OF NO LESS THAN 200 MHZ, FOLLOWING TASKS WILL INCLUDE
CHIP SET DESIGN, LAYOUT AND FABRICATION, FINALLY, THE CHIP
SET WILL BE INTEGRATED ONTO A SINGLE CIRCUIT BOARD WITH THE
CONTROL SEQUENCER, R0M MASK PROGRAMMED TO PERFORM AN IMAGING
PROCESSING FUNCTION, WHEN CONFIGURING TWO 8-BIT SLICES OF
THE GENERAL PROCESSOR, THE CHIP SET ARCHITECTURE WILL DEMON-
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